REMARKS

The Examiner's Office Action of June 30, 2005 has been received and its contents reviewed. Applicants would like to thank the Examiner for the consideration given to the above-identified application.

Claims 3-10, 16-33 and 35-42 are pending for consideration, of which claims 3, 4, 16, 18, and 35 are independent. In view of the following remarks, reconsideration of this application is now requested.

Referring now to the detailed Office Action, claims 3-10 and 21-25 stand rejected under 35 U.S.C. §103(a) as unpatentable over Matsumoto (U.S. Patent No. 5,323,042 – hereafter Matsumoto) in view of Ikeda (JP 7-326767 – hereafter Ikeda), Otani (JP 10-56184 – hereafter Otani) and Hirashi (U.S. Patent No. 6,172,728 – hereafter Hirashi). Further, claims 4 and 23 stand rejected under 35 U.S.C. §103(a) as unpatentable over Yeo (U.S. Patent No. 6,140,162 – hereafter Yeo) in view of Ikeda, Otani and Hirashi. Still further, claims 16, 17 and 27-29 stand rejected under 35 U.S.C. §103(a) as unpatentable over Matsumoto in view of Ikeda, Otani and Hirashi. Finally, claims 18-20 and 30-33 stand rejected under 35 U.S.C. §103(a) as unpatentable over Matsumoto in view of Ikeda, Otani and Hirashi. These rejections are respectfully traversed at least for the reasons provided below.

Applicants note that the above-summarized §103(a) rejections appear to be similar to the rejections in the Office Action mailed January 5, 2005, except for the difference where the Hirashi reference is cited in place of the previously applied Toyoda reference (JP 5-61069). Further, the detailed Office Action does not appear to address claims 35-42, even though form PTOL-326 summarizes claims 35-42 as being rejected. Therefore, Applicants respectfully request the Examiner to clarify the status of claims 35-42. If claims 35-42 are not found allowable, the Examiner is request to issue a new non-final Office Action so that Applicants would have an opportunity to respond to the rejection of claims 35-42.

Turning now to the pending rejections of claims 3-10 and 16-33, Applicants note that Hirashi is cited as a secondary reference in all of the pending rejections. Therefore, in the interest of keeping the prosecution history compact, Applicants will traverse all of the rejections by showing that Hirashi does not teach, disclose or suggest Applicants' claimed features as alleged by the Examiner and that the combination of Hirashi cannot cure the deficiencies of the other cited prior art references while being deficient.

In the rejections, the Examiner alleged that Hirashi discloses the features "wherein a first portion of said source wiring overlapped with said gate wiring has smaller line width than a second portion of said source wiring not overlapped with said gate wiring, and a portion of said second portion overlaps with said pixel electrode." The Examiner asserted that Hirashi discloses, in Figs. 1-5, a display device comprising a first portion of a source wiring 3 overlapped with a gate wiring 2 having a smaller line width than a second portion of said source wiring not overlapped with said gate wiring, and a portion of said second portion overlaps with a pixel electrode 4. However, Applicants respectfully assert that Hirashi discloses a first portion of the source wiring 3 overlapped with the gate wiring 2 has a larger line width than a second portion of the source wiring 3 not overlapped with the gate wiring 2 and a portion of the second portion overlapped with the pixel electrode 4. Should the Examiner still maintain the rejection based on the alleged teaching of Hirashi to cure the deficiencies of Matsumoto, Ikeda, Yeo and Ohtani, Applicants would respectfully request the Examiner to point out the specific text supporting the features in Figs. 1-5 in Hirashi supporting the Examiner's allegation.

Further, the Examiner is invited to review, e.g., Fig. 11 of the present application for support of the above-discussed claimed feature and for comparison with the disclosed invention of Hirashi. Fig. 11 of the present invention shows that a first portion of a source wiring 128 overlapped with the gate wiring 21 has a smaller line width than a second portion of the source wiring 128 not overlapped with the gate wiring 21 and a portion of the second portion overlaps with the pixel electrode 134. If necessary, Applicants would welcome a personal interview with the Examiner so that the differences between Applicants' claimed feature and that of Hirashi could be explained.

The requirements for establishing a *prima facie* case of obviousness, as detailed in MPEP § 2143 - 2143.03 (pages 2100-122 - 2100-136), are: first, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference to combine the teachings; second, there must be a reasonable expectation of success; and, finally, the prior art reference (or references when combined) must teach or suggest all of the claim limitations.

Applicants respectfully assert that the cited prior art references fail to teach, disclose or suggest at least the features wherein a pixel electrode over said source wiring and a first portion of said source wiring overlapped with said gate wiring has smaller line width than a

Docket No. 740756-2138 Serial No. 09/542,473 Page 4

second portion of said source wiring not overlapped with said gate wiring, and a portion of said second portion overlaps with said pixel electrode as recited independent claims 3, 4, 16, 18 and 35 and their respective dependent claims. Hence, Applicants' claimed invention is distinguishable over the cited prior art references.

In the interest of keeping prosecution history compact, and the arguments set forth above with respect to Hirashi are deemed sufficient to overcome the pending rejections, Applicants will not address each and every §103(a) rejection. Applicants reserve the right to do so in the future, as necessary.

In view of the arguments set forth above, the Applicants respectfully request reconsideration and withdrawal of all the pending rejections.

While the present application is now believed to be in condition for allowance, should the Examiner find some issue to remain unresolved, or should any new issues arise, which could be eliminated through discussions with Applicants' representative, then the Examiner is invited to contact the undersigned by telephone in order that the further prosecution of this application can thereby by expedited.

Respectfully submitted,

Lugar C. Do

Registration No. 38,434

NIXON PEABODY LLP Suite 900, 401 9th Street, N.W. Washington, D.C. 20004-2128 (202) 585-8000

JLC/LCD